Skip to main content
  • PES
    Members: Free
    IEEE Members: $25.00
    Non-members: $40.00
    Pages/Slides: 15
Panel 12 Sep 2024

A grid-forming inverter maintains its internal voltage phasor approximately constant in the sub-transient to transient time frame. However, maintaining the internal voltage phasor approximately constant will result in severe over-currents during short-circuit faults with the possibility of damaging the inverter hardware. Moreover, during a long-term delayed clearing fault that phase angle of a grid forming inverter might lose synchronism to the grid and the dc bus voltage might collapse, too. Therefore, advanced current limiting and fault ride-through controls must be implemented to limit the output current of a grid-forming inverter during faults and maintain its synchronism to the grid post fault. This panel will introduce the challenges faced by a grid-forming inverter during severe faults an discuss the advantages and limitations of different current limiting and fault-ride-through controls recently developed.

Chairs:
Kay Chen, Wei Du
Primary Committee:
Electric Machinery

Value-Added Bundle(s) Including this Product

More Like This

  • IAS
    Members: $150.00
    IEEE Members: $250.00
    Non-members: $450.00
  • MTT
    Members: Free
    IEEE Members: $9.00
    Non-members: $14.00
  • IAS
    Members: $150.00
    IEEE Members: $250.00
    Non-members: $450.00