Energy/Delay Tradeoffs in All-Spin Logic Circuits

Zhaoxin Liang and Sachin S. Sapatnekar

DOI

10.17023/fmfj-kp03

SSCS

Members: Free
IEEE Members: Free
Non-members: Free

Pages/Slides: 10

11 Mar 2016

Tags:

energy delay tradeoffs

all spin logic circuits

More Like This

Don't Try This with CMOS! Slides

13 Nov 2024

Don't Try This with CMOS! Slides

SSCS

Members: Free
IEEE Members: $11.00
Non-members: $15.00

Don't Try This with CMOS! Video

13 Nov 2024

Don't Try This with CMOS! Video

SSCS

Members: Free
IEEE Members: $8.00
Non-members: $15.00

Cryo-CMOS Integrated Circuits for Silicon Qubits in the Quantum Computing Stack Video

30 Oct 2024

Cryo-CMOS Integrated Circuits for Silicon Qubits in the Quantum Computing Stack Video

SSCS

Members: Free
IEEE Members: $8.00
Non-members: $15.00