System Exploration and Technology Demonstration of 3D Wafer to Wafer Integrated STT-MRAM Based Caches for Advanced Mobile SoCs
M. Perumkunnil, F. Yasin, S. Rao, S.M. Salahuddin, D. Milojevic, G. Van der Plas, J. Ryckaert, Eric Beyne, A. Furnemont, G.S. Kar
-
EDS
IEEE Members: $10.00
Non-members: $20.00Length: 00:19:49