Benchmarking of Beyond-CMOS Exploratory Devices for Logic Integrated Circuits

Dmitri E. Nikonov and Ian A. Young

DOI

10.17023/99m8-yn32

SSCS

Members: Free
IEEE Members: Free
Non-members: Free

Pages/Slides: 9

02 Apr 2015

Tags:

computational throughput

magnetoelectric

integrated circuits

power dissipation

arithmetic logic unit

More Like This

Modeling and Simulation of Silicon Photonics Systems in SystemVerilog Video

12 Aug 2024

Modeling and Simulation of Silicon Photonics Systems in SystemVerilog Video

SSCS

Members: Free
IEEE Members: $8.00
Non-members: $15.00

Modeling and Simulation of Silicon Photonics Systems in SystemVerilog Slides

12 Aug 2024

Modeling and Simulation of Silicon Photonics Systems in SystemVerilog Slides

SSCS

Members: Free
IEEE Members: $11.00
Non-members: $15.00

SSCD Workshop on System, Circuit, Device, and Packaging Co-Optimization for Next Generation AI Systems

07 Aug 2024

SSCD Workshop on System, Circuit, Device, and Packaging Co-Optimization for Next Generation AI Systems

SSCS

Members: Free
IEEE Members: $8.00
Non-members: $15.00